

LLA-1 17833 Gemini Lake Schematics


PCB P/N: 17833

REV : -1M

<Variant Name>		
<div>緯創資通Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Cover Page		
Size	Document Number	Rev
A4	Leia	-1M
Date: Thursday, December 28, 2017		Sheet 1 of 104

Gemini Lake Board Block Diagram




Project code: 4PD0DA010001
PCB P/N: 17833
Revision: -1



CHARGER		44
BQ25700ARSNR		
INPUTS	OUTPUTS	
19V_DCBATOUT	BT+	
SYSTEM DC/DC		45
TPS51225BRUKR		
INPUTS	OUTPUTS	
5V_S5	3D3V_S5	
19V_DCBATOUT	3D3V_S5	
CPU PMIC		46
BD2671		
INPUTS	OUTPUTS	
1D8V_S5	1D8V_S5	
19V_DCBATOUT	1D2V_S5	
	1D05V_S0	
SYSTEM DC/DC		47
BD2671		
INPUTS	OUTPUTS	
5V_S5	1V_CPU_VCGI	
DDR4		50
BD2671		
INPUTS	OUTPUTS	
5V_S5	1D2V_S3	
DDR4 PMIC		51
BD2671		
INPUTS	OUTPUTS	
3D3V_S5	2D5V_S3	
SYSTEM Load switch		40
G2898KDIU		
INPUTS	OUTPUTS	
5V_S5	5V_S0	
3D3V_S5	3D3V_S0	
1D8V_S5	1D8V_S0	

PCB Layer Stackup	
L1:Top	
L2:GND	
L3:Signal	
L4:Signal	
L5:GND/VCC	
L6:Bottom	

IOBD



SSID = CPU

Blanking

<https://vinafix.com>

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Reserved)

Size
A4


Document Number
Leia

Rev
-1M

SSID = CPU

Blanking

<Variant Name>		
<div>緯創資通Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
TitleCPU (Reserved)		
SizeA4	Document NumberLeia	Rev-1M
Date: Thursday, December 28, 2017		Sheet 4 of 104



Vinafix.com

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wai Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File

CPU (DDR)

Size

Document Number

Customer

Leia

Date

Thursday, December 26, 2017

Sheet

5

of

104

Rev


-1M

47 VSSGI_SENSE <<< _____

47 VCCGI_SENSE <<< _____

50 VNNCORE_SENSE <<< _____

50 VNNSS_SENSE <<< _____



SSID = CPU

Blanking

<https://vinafix.com>


<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>CPU (MCSI/Camera)</div>		
Size <div>A4</div>	Document Number <div>Leia</div>	Rev <div>-1M</div>
Date: Thursday, December 28, 2017		Sheet 9 of 104

SSID = CPU


VCCGI
IccMax = 21 A

22U 0805 x 25
22U 0805 x 10(DY)



Vinafix.com


VNN
1V_CPU_VNN
22U 0805 x 10
22U 0805 x 2(DY)



<Variant Name>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU (Power CAP1)			
Size A4	Document Number Leia		Rev -1M
Date	Thursday, December 28, 2017		Sheet 10 of 104

SSID = CPU



System Rail Name	Power Balls [GND]	Max L from Ball to nearest BSC [0402-1uF]			Max L from Ball to nearest ESC [0402 - 1uF]			Max L from Ball to nearest MLCC [0603 - 22uF *0805 - 22uF #0805 - 47uF]			Max L / R from Ball to VR Bulk [330uF_9mOhm]		
		Back Side Cap	BSC (nH)	Total (nH)	Top Side Edge Cap	ESC (nH)	Total (nH)	Top Side MLCC	MLCC (nH)	Total (nH)	Top Side Bulk	Bulk (nH)	(mΩ)
VCC_1P8V_A	V21,T25,V25,T23,V23,T21 [Y27,Y25,Y23,Y21,T27,V27,P21] A123,AG23[A125, AG25]	C417 C438	1.36 0.714	0.673									
VCCIOA	AT27,AT28,AT29,AT25,AP31,AT31,AP25 [AM29,AP27,AP28,AP28,AP33,AT33,AP23,AT23,AU28,AM31]	C429 C418	0.475 0.475	0.426	C202 C203	3.72 4.10	3.6	C601 C602	5.12 4.78	4.537			
VDDQ	AP36,AT36,AP38,AT38,AT35,AT18,AP18,AP21,AT20,AT21,BA43 ,BA41,BA31,BA13,BA15,BA25 [AV39,AR39,AP35,AM38,AT33,AP33,AT23,AR17,AP23,AM23,AM21,AY43,AV33,BC31,AV23,AV17,AV41,AY41,BC25,AY13,AY15]	C412 C428	0.475 0.523	0.223				*C816 *C817 *C820 *C821	2.06 4.10 1.62 3.30	0.496			
VCCRAM1P05	AC35,AE35,AE38,AE36,AF28,AF27,AF38,AF36,AC33,AE33 [AE27,AF29,AF40,AG38,AJ38,AC29,AA35,AG35,AJ36,AF25]	C424	0.712					C608	2.89				
VCCRAM1P05_IO	AA36,AA38,Y36,Y38,AC38,AC3 [V38,W39,AF40,W41,T38,AA35]	C405	0.989					C609	3.62				
VDD2_1P24_GLM	AP20,AL38,AL36 [AM21,AR17,AJ38, AJ36]	C415	0.619		C219	1.78		C610 C611	2.10 2.09	1.978			
VDD2_1P24_AUD_I SH_PLL	AM18,AL18 [AJ18, AL17]	C435	0.791					#C823 #C824	1.88 1.88	1.75			
VDD2_1P24_USB2	AJ20,AG18 [AG20, AJ18]	C433	0.747		C217	1.723		C623	2.13				
VDD2_1P24_MPHY	AC21,AE20,AE21,AF20,AF21 [AG20,AF18,AE18,AA23,AC23,AE23,AF23,AA21]	C442	0.667		C218	1.6		C624	2.08				
VDD2_1P24_DSL_C SI	AW12[AW10]							C625	2.22				

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power CAP2)

Size A4

Document Number



Leia

Rev -1M






Date: Thursday, December 28, 2017

Sheet 11 of 104






DDR4 CHA



DQ80	DQ0~DQ7
DQ81	DQ8~DQ15
DQ82	DQ16~DQ23
DQ83	DQ24~DQ31
DQ84	DQ32~DQ39
DQ85	DQ40~DQ47
DQ86	DQ48~DQ55
DQ87	DQ56~DQ63



DDR4 (CHA) On Board RAM Power Decouple Cap For RAM1,RAM2,RAM3,RAM4



5-13. DDR4 Memory Down (Double-T) Decoupling Recommendation



Memory Configuratio n	Power Domain	Decoupling Location	Quantity X of (Size)	Notes
DDR4 Memory Domain 1x16 (4 device) Each channel	VDD/VDDQ	4 Per DRAM as close as possible to the VDD pins of DRAM	32x 1uF (0402)	2
		Distribute evenly across domain, close by Drams	10x 10uF (0603)	
	Vpp	2 as near each x16 DRAM device as possible	16x 1uF (0402)	2
		Distribute evenly across domain, close by Drams	5x 10uF (0603)	2
	VTT	2 as near each x16 DRAM device as possible	16x 1uF (0402)	
		Distribute evenly across domain, close by Drams	4x 10uF (0603)	2

Notes:








1. The decoupling solution can be taken as an reference, suggest customer to perform completed simulation and validation to verify the solution.
2. Total quantity is referring to 2 channels.
3. Decoupling for the DDR4 Memory Down will also be dependent on the DRAM memory requirements itself. Check with DRAM vendor for additional requirements or specifications.

DDR4 CHB

SD 0904
Property change from QDRAM to CHB




DQ0-DQ7	DQ0-DQ7
DQ8-DQ15	DQ8-DQ15
DQ16-DQ23	DQ16-DQ23
DQ24-DQ31	DQ24-DQ31
DQ32-DQ39	DQ32-DQ39
DQ40-DQ47	DQ40-DQ47
DQ48-DQ55	DQ48-DQ55
DQ56-DQ63	DQ56-DQ63




DDR4 (CHB) On Board RAM Power Decouple Cap For RAM5,RAM6,RAM7,RAM8

VDDQ/VDD 1uF(0402) x 16




VDDQ/VDD 10uF(0603) x 5




VTT 1uF(0402) x 8




VTT 10uF(0603) x 2



VPP 1uF(0402) x 8



VPP 10uF x3



5-13. DDR4 Memory Down (Double-T) Decoupling Recommendation

Memory Configuration	Power Domain	Decoupling Location	Quantity x of (Size)	Notes
DDR4 Memory Down 1x16 (4 device) each channel	VDD/VDDQ	4 The DRAM is near as possible to the VDD pin of DRAM	20x 1uF (0402)	2
	Vpp	2 as near each VDD pin of DRAM device as possible	16x 10uF (0402)	2
	VTT	2 as near each VDD pin of DRAM device as possible	8x 10uF (0603)	2
	VTT	2 as near each VDD pin of DRAM device as possible	16x 1uF (0402)	2

Notes:
1. The decoupling solution can be taken as an reference, suggest customer to perform completed simulation and validation to verify the solution.
2. The decoupling solution is for reference only, it is not a final solution.
3. Decoupling for the DDR4 Memory Down will also be dependent on the DRAM memory requirements itself. Check with DRAM vendor for additional requirements or specifications.

Vinafix.com

SSID = CPU

Blanking
<https://vinafix.com>

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)SODIMM3_SODIMM4

Size

A4

Document Number

Leia

Date

Thursday, December 28, 2017

Rev

-1M

Sheet

14

of

104

HW STRAP

SB 0619 follow rosa

GPIO	GPIO_27	GPIO_28	GPIO_42	GPIO_45	GPIO_61	GPIO_65	GPIO_66
Schematic							
High	Enable =default=	Enable =default=	Override =Normal=	Enable =debug=	Enable	Force	Boot form LPC
Low	Disable	Disable	No Override	Disable =default=	Disable =default=	Not Force =default=	Not form LPC =default=
GPIO	GPIO_83	GPIO_84	GPIO_163	GPIO_168	GPIO_172	GPIO_174	GPIO_175
Schematic							
High	Buffer set 1.8v	Disable boot from SPI	1.8v	1.8v	Enable	1.24v	eSPI mode
Low	Buffer set 3.3v =default=	Enable boot from SPI =default=	3.3v =default=	3.3v =default=	Disable =default=	1.20v =default=	LPC mode =default=

GPIO #	Pin Name	Purpose	Internal Termination	Pin Strap Usage/Description/Polarity
GPIO_27	GPIO_27	Allow eMMC as a boot source	20K PU	1=enable (default); 0=disable; If platform is using SPI as the boot device, then provide a pull-down for this strap to disable eMMC.
GPIO_28	GPIO_28	Allow SPI as a boot source	20K PU	1=enable (default) 0=disable Note: If platform is using eMMC as boot device, then provide a pull down for this strap to disable SPI.
GPIO_42	MDS1_A_TE	Flash Descriptor Override	20K PD	0 = No Override (Normal Operation) 1 = Override Note: This strap enables the platform to override security features in the SPI.
GPIO_45	USB2_OC1_N	Top swap override	20K PD	1 = Enable 0 = Disable (default) Note: Within the SPI ROM there may be different locations where the boot code is stored. This strap enables platform to change where the core will look for BIOS code for a SPI boot only.
GPIO_61	SIO_UART0_TXD	Enable TXE ROM Bypass	20K PD	1 = enable bypass 0 = disable bypass (default) Note: This strap tells TXE 3.0 to bypass Read-Only Memory (ROM) that it has on SoC. If an issue occurs with the boot up code of TXE3.0 before the first patch point this strap enabled the platform tell TXE 3.0 to bypass the ROM causing the issue and go to the patch space instead.
GPIO_174	AVS_M_CLK_AB2	VDD2 1.24V vs. 1.20V select	20K PD	1=VDD2 is 1.24V; 0=VDD2 is 1.20V (default)
GPIO_175	AVS_M_DATA_2	eSPI vs. LPC	20K PD	1=eSPI mode; 0=LPC mode (default) Note: The default for A0 will be eSPI due to a bug on LPC.

GPIO #	Pin Name	Purpose	Internal Termination	Pin Strap Usage/Description/Polarity
GPIO_65	SIO_UART2_TXD	Force DNX FW Load	20K PD	1 = Force 0 = Do not force (default) Notes: 1. DnX: Download and Execute 2. This strap is a recovery strap for corrupted FW image. This strap will force TXE3.0 to execute a "Download and Execute" (DnX) flow, where it would fetch firmware from a USB stick and re-flash a USB.TXE can do it for BIOS part of FW, but if TXE FW itself is corrupted we need this strap.
GPIO_66	SIO_UART2_RTS_N	LPC boot BIOS strap	20K PD	1=boot from LPC; 0=do not boot from LPC (default) Note: The board should strap this low and do not use otherwise
GPIO_83	SIO_SPI_0_TXD	LPC 1.8V/3.3V mode select	20K PD	1=buffers set to 1.8V mode 0=buffers set to 3.3V mode (default)
GPIO_84	SIO_SPI_2_CLK	Allow SPI as a boot source	20K PU	1=disable 0=enable (default)
GPIO_163	AVS_I2S1_WS_SY NC	SMBus 1.8V/3.3V mode select	20K PD	1=buffers set to 1.8V mode 0=buffers set to 3.3V mode (default)
GPIO_164	AVS_I2S1_SDI	RSVD	20K PD	Ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_168	AVS_HDA_SDI	PMU (Power Management Unit) 1.8V/3.3V mode select	20K PD	1=buffers set to 1.8V mode 0=buffers set to 3.3V mode (default)
GPIO_172	AVS_M_CLK_B1	SMBus No Re-Boot	20K PD	1 = Enable 0 = Disable (default) Note: Platforms should strap this LOW. Functionality is handled by the PMC.


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	CPU(STRAP)
Size Custom	Document Number
Date: Thursday, December 28, 2017	Leia Rev -1
Sheet 15 of 104	

SSID = PCH

SPI ROM



EMMC









SC 0712
remove EMMC_PWR_EN#

STRAP



OTHER



2.8 eMMC* Signals

Table 2-8. Gemini Lake eMMC* Interface Signals

Signal Name	Dir.	I/O Voltage	Description
EMMC_CLK	O	V1P8	eMMC* Clock
EMMC_D[7:0]	I/O	V1P8	eMMC Port Data bits 0 to 7; Bi-directional port used to transfer data to and from eMMC* device.
EMMC_CMD	I/O	V1P8	eMMC Port Command: This signal is used for card initialization and transfer of commands.
EMMC_RST_N	O	V1P8	eMMC Reset: This signal is used to Reset the eMMC* Card <i>Note:</i> This signal is unused until further update.
EMMC_PWR_N	O	V1P8/V3P3	eMMC Power Enable: This signal is used to power cycle the eMMC* Card
EMMC_RCLK	I	V1P8	eMMC Return Clock: Return Clock/Data Strobe signal
EMMC_RCOMP	I	V1P8	eMMC RCOMP: This signal is used for pre-driver slew rate compensation.
<i>Note:</i> I/O Voltage is controlled by Hardware Strap(GPIO_168)			

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title
CPU (AVS/EMMC/SD/LPC/ESPI)


Size A3	Document Number Leia	Rev -1M
Date: Thursday, December 28, 2017	Sheet 16	of 104

SSID = PCH


USB3.0 port1(AOU)




USB3.0 port2




TypeC





LAN



WLAN




M.2 PCIe SSD




BT




RGB camera




World facing camera




Caed reader 33 USB7_US





USB2.0 Port2



USB3.0 Port1



TypeC



10.10 USB 2.0 Disabling and Termination Guidelines

If a USB port(s) is not implemented on the platform:

- USB_DP [6:0] and the USB_DN[6:0] signals can be left unconnected
- USB2_RCOMP Should be connected to 130ohm 1% resistor Pull down to ground
- When the platform does not use the USB2_OTG_ID, USB2_VBUS_SNS, and USB2_OC[0:1]_N pins:
 - USB2_OTG_ID and USB2_OC[X]_N pins can be left unconnected.
 - USB2_VBUS_SNS needs to be connected to GND.
- The USB2_OTG_ID pin has an internal 100kohm pull up and the USB2_OC[0:1]_N pins have an internal pull up, an external pull up is not required. However, if customers are concerned on platform EMII, it is recommended to use external 10k pull up resistor for **V1P8A**

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (PCIe/SATA/USB3/USB2)			
Size A3	Document Number		Rev
	Leia		-1M
Date:	Thursday, December 28, 2017	Sheet 18 of	104



SSID = CPU

Blanking

<Variant Name>		
<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
TitleCPU (Reserved)		
SizeA4	Document NumberLeia	Rev-1M
Date: Thursday, December 28, 2017		Sheet 21 of 104

SSID = CPU

Blanking


<https://vinafix.com>

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>








緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
CPU (Reserved)					
Size	Document Number				Rev
A4	Leia				-1M
Date: Thursday, December 28, 2017			Sheet	22	of 104

SSID = CPU




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>	
緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
VSS	
Size	Document Number
Custom	Leia
Date:	Thursday, December 28, 2017
Sheet	23
of	104
Rev	-1M




Flash.ROM/RBAT


SPI FLASH ROM1 (8M byte) for BIOS



Co-Layout Design on U2501 SPI ROM Socket (SPI1)



SPI ROM2 (128k byte) for KBC




Co-Layout Design on U2503 FEROM Socket (SPI2)

SC 0711 remove socket on SPI2

only EVT ASM

RTC conn.





ULT

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Flash/RTC		
Title	Document Number	Rev
Size A3	Leia	-1M
Date: Thursday, December 28, 2017	Sheet 25 of 104	

Thermal


SC 0717 change from 3D3V_AUX_S5 to 3D3V_AUX_KBC



SE 1106 add PTC Logic SCH from LLA-1.5, but remove 3 PTC


PURE_HW_SHUTDOWN# logic table

signal name	Sys. Temp < Ref. Temp	Sys. Temp > Ref. Temp
RT_COMP_OUT	High	Low
PURE_HW_SHUTDOWN#	High	Low



OBS REASON: Cost of 74.00331.C2F is not competitive. Pls use BCD 74.00331.I2F and TI 74.00331.A2F for instead.

AUDIO



Blanking

<https://vinafix.com>

Vinafix.com


ULT

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved) Audio AMP			
Size A4	Document Number Leia		Rev -1M
Date: Thursday, December 28, 2017		Sheet 28 of	104

Speaker/Audio CONN

27 SP_OUTL- >> ER2904 1 2 0R3J-0-U-GP
 27 SP_OUTL+ >> ER2903 1 2 0R3J-0-U-GP
 27 SP_OUTR- >> ER2902 1 2 0R3J-0-U-GP
 27 SP_OUTR+ >> ER2901 1 2 0R3J-0-U-GP

vendor,
 If can, SPK trace route with independent
 FPC cable can prevent noise coupling from SPK to headphone.




SPKR L- 1	1	AFTP2901	AFTE14P-GP
SPKR L+ 1	1	AFTP2902	AFTE14P-GP
SPKR R- 1	1	AFTP2903	AFTE14P-GP
SPKR R+ 1	1	AFTP2904	AFTE14P-GP

Allen_0831



Audio_Combo_Jack

-1 1128
 R2907, R2908 change to 110 ohm


NEAR AUDIO1 CONN



Headphone Jack AUDIO CONN



HP_JD Detect Delay circuit



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title Audio (HP/SPK/MIC Jack)		
Size A3	Document Number Leia	Rev -1M
Date: Thursday, December 28, 2017	Sheet 29	of 104

SSID = LOM



Blanking

<https://vinafix.com>

ULT

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A4	Leia		-1M
Date: Thursday, December 28, 2017		Sheet	30 of 104

LAN

[illegible]

25M Hz

SW 1109 update

X3101 (25MHz)

Vendor PN	Wsrtn PN	C3120	C3121
TXC 7V25000012	82.30020.G61	15pF	15pF
HARMONY X3G025000DC1H	82.30020.D41	15pF	15pF





SW 1109 update			
X3101 (25MHz)			
Vendor PN	Wirsiton PN	C3120	C3121
TXC 7V25000012	82.30020.G61	15pF	15pF
HARMONY X3G025000DC1H	82.30020.D41	15pF	15pF

SC 0630 PU move to page 18





LAN CONN

10/100M/1000M Lan Transformer


```
net swap requested by layout
```



Card Reader



Card Reader Conn



SD Card Detect: Active low when a card is present.
Floating (pulled high with internal PU) when a card is not present.


SD卡detect	SD_CD	SD_CD#
插卡	H	L
未插卡	L	H

CIRCUIT DIAGRAM FOR CARD DETECT SWITCH

CARD (STATUS)	WITHOUT CARD	INSERTING CARD
SWITCH (CIRCUIT)	OPEN	CLOSE
DETECT SWITCH	OPEN	CLOSE

INPUT MATEERIAL DIRECTION

PIN	NAME
P1	DAT2
P2	DAT3/CD
P3	CMD
P4	VDD
P5	CLK
P6	VSS
P7	DAT0
P8	DTA1
P9	GROUND
P10	GROUND
P11	DETECT LEVER
P12	DETECT SWITCH
P13	GROUND
P14	GROUND



ULT

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **Cardreader (SDIO/SD Conn)**

Size A3 Document Number **Leia** Rev **-1M**

Date: Thursday, December 28, 2017 Sheet 33 of 104

Blanking


<https://vinafix.com>

ULT


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title USB 2.0 CONN			
Size A4	Document Number Leia		Rev -1M
Date: Thursday, December 28, 2017		Sheet 34 of	104

SSID = USB


Port1(AOU)




Port2



Port1 : AOU Power







AD+_TO_SYS

USB_ADT

Q3702

Q3703

AON7403-GP-U

AON7403-GP-U





SB modify

84.07403.037

2N2 = 84.08131.037


84.07403.037

2N2 = 84.08131.037



	R3718	R3719	R3714	R3716	C3704
AC control	DY	ASM	DY	DY	DY
PD control	ASM	DY	ASM	ASM	ASM

19V Power source type	Control Pin				PMOS Location	Status	Remark
	Net name	Status	Net name	Status			
Normal adapter Only	DC_IN_OK	High	PD_VBUS_C_CTRL1	High	QA802	OFF	
					QA803	OFF	
					PU4401	ON	
					PU4402	OFF	
Type-C adapter Only	DC_IN_OK	Low	PD_VBUS_C_CTRL1	Low	QA802	ON	Control by Charger <i>DC_IN_C</i>
					QA803	ON	
					PU4401	OFF	
					PU4402	OFF	
Normal adapter + Type-C	DC_IN_OK	High	PD_VBUS_C_CTRL1	High	QA802	OFF	
					QA803	OFF	
					PU4401	ON	
					PU4402	OFF	
Battery only	DC_IN_OK	Low	PD_VBUS_C_CTRL1	High (Realtek fine tune)	QA802	OFF	Control by Charger <i>ACOK_IN</i>
					QA803	OFF	
					PU4401	OFF	
					PU4402	ON	Battery 放電到DCBATOUT



CPU >>
PD <<



Blanking

<https://vinafix.com>


ULT

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>(Reserved)</div>	
Size <div>A4</div>	Document Number <div>Leia</div>
Date <div>Thursday, December 28, 2017</div>	Rev <div>-1M</div>
Sheet 39 of 104	

Blanking

ULT



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)DS3			
Size	Document Number		Rev
A4	Leia		-1M
Date: Thursday, December 28, 2017		Sheet	41 of 104



<https://vinafix.com>

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Leia		Rev -1M
Date: Thursday, December 28, 2017		Sheet 42 of	104




SMP sepc

Pin Assignment	Pin 1: BATT+	
	PIN 2: BATT+	Battery Positive Terminal (red)
	PIN 3: SMBC	SMBus clock interface I/O pin (white)
	PIN 4: SMBC	SMBus data interface I/O pin (yellow)
	PIN 5: BT_TH	10Kohm resistor connect to ground (green)
	PIN 6: Enable	System Present Pin (blue) (Connect to BATT+ in system side for normal used).
	PIN 7: BATT-	Battery Negative Terminal. (black)
	PIN 8: BATT-	Battery Negative Terminal. (black)

DC Jack



Adaptor in to generate DCBATOUT




Vinafix.com

<Variant Name>


緯創資通 Wistron Corporation
21F, 8F, Sec.1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.

DCIN & BATT CONN			
File	DCIN & BATT CONN	Rev	-1M
Size	Document Number		
A2	Leia		
Date	Thursday, December 28, 2017	Sheet	43 of 104


OFFPAGE



OFFPAGE



Main Func = CPU_CORE
I2C, Other signals



Gemini Lake PMIC and SoC Signal Connections

Gemini Lake PMIC Pin	Gemini Lake SoC Pin Name	SoC Pin	SoC Pin Type	Voltage Rail
IRQ#	TBD	TBD	Input	1.8V (SoC internal)
THERMTRIP#	THERMTRIP_N	J53	Output	1.8V (SoC internal)
PROCHOT#	PROCHOT_N	J54	Input	1.8V (SoC internal)
SLP_S4#	PMU_SLP_S4_N	J49	Output	1.8V (SoC internal)
SLP_S3#	PMU_SLP_S3_N	D51	Output	1.8V (SoC internal)
SLP_S0#	PMU_SLP_S0_N	C52	Output	1.8V (SoC internal)
PCH_PWROK	SoC_PWROK	D25	Input	External PU 20K to V3P3A and PD 100K to GND
RSMRST#	RSM_RST_N	F27	Input	External PU 20K to V3P3A and PD 100K to GND
DATA	PMIC_I2C_SDA	TBD	Input/Output	1.8V (SoC internal) 0601
CLK	PMIC_I2C_SCL	TBD	Output	1.8V (SoC internal)

Table 4-32 DDR_SEL0,1 selection on VDDQ and LDO_VPP

DDR_SEL2,1,0	DDR selection	VDDQ voltage	LDO_VPP voltage	V1P2A Voltage	V1T Voltage	Description
(L,L,L)	LPDDR3	1.200V	1.800V	1.200V	0.600V	-
(L,L,H)	DDR3L	1.350V	OFF	1.200V	0.675V	LDO_VPP unused
(L,H,L)	LPDDR4	1.100V	1.800V	1.200V	0.550V	-
(L,H,H)	DDR4	1.200V	2.500V	1.200V	0.600V	-
(H,L,L)	LPDDR3	1.200V (V1P2A boot timing)	1.800V	OFF	0.600V	V1P2A merged to VDDQ
(H,L,H)	DDR3L	1.350V (SLP_S3_B control)	1.800V	1.200V	0.675V	LDO_VPP can be used as optional LDO
(H,H,L)	LPDDR4	1.100V	1.800V	1.200V	OFF	V1T unused
(H,H,H)	DDR4	1.200V (V1P2A boot timing)	2.500V	OFF	0.600V	V1P2A merged to VDDQ

<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **5V/3D3V**

Size: Custom Document Number: **Leia** Rev: **-1M**

Date: Thursday, December 28, 2017 Sheet: 46 of 104

<https://vinafix.com>



<Variant Name>			
緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
5V/3D3V			
Size	Document Number		Rev
Custom	Leia		-1M
Date:	Thursday, December 26, 2017	Sheet	48 of 104

Blanking

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Reserved		
Size A4	Document Number Leia	Rev -1M
Date: Thursday, December 28, 2017		Sheet 49 of 104


VNN[BUCK1], VCCRAM[BUCK3]



VDDQ[BUCK6], V1P2A[BUCK5]

Requested by EMC

MOSFET GATE Driver



Cytech 6.5mm x 6.5mm x 3.0mm
LDC: 4~4.2 n ohm
Zdc: 17.5A, Zest: 26A

Near the inductor

VDDQ +1.0V / 1.0V, 7A

SB 0619

V1P2A[BUCK5] : 1.2V, 2.5A

<https://vinafix.com>

Table 4-32 DDR_SEL0,1 selection on VDDQ and LDO_VPP

DDR_SEL2,1,0	DDR selection	VDDQ voltage	LDO_VPP voltage	V1P2A Voltage	VTT Voltage	Description
(L,L,L)	LPDDR3	1.200V	1.800V	1.200V	0.600V	-
(L,L,H)	DDR3L	1.350V	OFF	1.200V	0.675V	LDO_VPP unused
(L,H,L)	LPDDR4	1.100V	1.800V	1.200V	0.550V	-
(L,H,H)	DDR4	1.200V	2.500V	1.200V	0.600V	-
(H,L,L)	LPDDR3	1.200V (VIP2A boot timing)	1.800V	OFF	0.600V	V1P2A merged to VDDQ
(H,L,H)	DDR3L	1.350V	1.800V (SLP_S3_B control)	1.200V	0.675V	LDO_VPP can be used as optional LDO
(H,H,L)	LPDDR4	1.100V	1.800V	1.200V	OFF	VTT unused
(H,H,H)	DDR4	1.200V (VIP2A boot timing)	2.500V	OFF	0.600V	V1P2A merged to VDDQ

<https://vinafix.com>

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
5V/3D3V		
Size	Document Number	Rev
Custom	Leia	-1M
Date:	Thursday, December 28, 2017	Sheet 52 of 104

<https://vinafix.com>

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

5V/3D3V

Size

Document Number

Rev

A3

Leia

Vinafix.com

-1M

Date:

Thursday, December 28, 2017

Sheet

53

of

104

Blanking


<https://vinafix.com>

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>(Reserved)1D8V</div>		
Size <div>A4</div>	Document Number <div>Leia</div>	Rev <div>-1M</div>
Date: Thursday, December 28, 2017		Sheet 54 of 104


LCD+TOUCH

LCD Backlight Power



For LCD DCBATOUT inrush current

Panel BL brightness/Power En/BL En




SD 0911 add

LCD CONN.

	PIN 20	PIN 21
ClamShell	HIGH	HIGH
NON TOUCH	HIGH	HIGH
LCLW: AUO	LOW	HIGH
LCLW: LG	HIGH	LOW

SD 0911
1. LCD1.20 change from GPIO146_TOUCH to LCLW_DET#_AUO
2. LCD1.21 add LCLW_DET#_LG




[Note] LCD conn.
DCBATOUT: 2-3 empty-pins
between signals or other power net.
(Apply to TNB, LNB)

LCD Connector

Intel recommends reserving a pull-down resistor of 100 KΩ
for EDP_AUXP between the AC capacitor and the connector.

SC 0630 add AFTP



ULT

Camera Conn.



RGB/World Facing Camera with MIC
I2C G Sensor/HALL Sensor

RGB camera


18 USB4_USB20_P
18 USB4_USB20_N

World facing camera


18 USB6_USB20_P
18 USB6_USB20_N






Sensor BD



EMC



DY-EMC





ULT


HDMI Passive Level Shifter

Close to HDMI Connector


HDMI CONNECTOR








SC 0630 change to common part



PDG p259
It is required to enable internal
20k pull up resistor on the HV_DDIx_HPD
signals by BIOS





Vinafix.com



SD 0911
ED5709 change from 075.09904.0A7C to 75.00199.07C

*SD 0914
ED5709 ASM, and pin 5 connect to 5V_HDMI




SSID = Display Port

Blanking

<https://vinafix.com>

ULT

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Display Port		
Size A4	Document Number Leia	Rev -1M
Date: Thursday, December 28, 2017		Sheet 58 of 104

SSID = DVI

Blanking

<https://vinafix.com>

ULT

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>DVI</div>		
Size <div>A4</div>	Document Number <div>Leia</div>	Rev <div>-1M</div>
Date: Thursday, December 28, 2017		Sheet 59 of 104


















SSID = SATA

<https://vinafix.com>

ULT

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>INT IO (HDD/ODD)</div>		
Size <div>A4</div>	Document Number <div>Leia</div>	Rev <div>-1M</div>
Date: Thursday, December 28, 2017		Sheet 60 of 104

WLAN(CNVi)



Title	INT IO (WLAN M.2)
-------	--------------------------

SSID = WWAN


Blanking

<https://vinafix.com>


ULT

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
WWAN		
Size	Document Number	Rev
A4	Leia	-1M
Date: Thursday, December 28, 2017		Sheet 62 of 104


M.2 SSD




16 SSD_CLKREQ_CPU_N
19,24,31,40,61,68,91,99 PLT_RST#








062.10003.00U1



SE 1108
1. Remove GND on SSD1_21, and connect to SSD_DTD_DET# for Device Tamper Detection
2. add R6330 to 3.3V_S5 for SSD_DTD_DET#



LED / PWRBTN




ULT

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
LED Board/Power Button			
Size Custom	Document Number		Rev
	Leia		-1M
Date:	Thursday, December 28, 2017	Sheet 64 of	104

KB / TOUCH PAD



SC 0626

KEYBOARD CONN



Assign	Purpose
VCC	VCC 3V For LED
LED1	LED For Esc
LED2	LED For F1
LED3	LED For F4
LED4	LED For CapsLK

Sense (S1 ~ S8)

[illegible]

Drive (D1 ~ D16)


Membrane Pin	
Pin #	Assign
1	SENSE3
2	SENSE7
3	SENSE2
4	DRV1
5	SENSE4
6	SENSE1
7	DRV0
8	SENSE2
9	SENSE0
10	DRV4
11	DRV2
12	SENSE5
13	DRV1
14	DRV3
15	DRV0
16	DRV7
17	DRV5
18	DRV15
19	DRV13
20	DRV9
21	DRV12
22	DRV10
23	DRV8
24	DRV11
25	Voc
26	LED1
27	LED2
28	LED3
29	HOTKEY
30	GND
31	LED4
32	MC

This matrix has some unnecessary mappings (e.g. 125 EZ#, etc.) due to universal use purpose.

SC 0627

0523

TOUCH PAD CONN




Lid close	
L	Dis touchpad
H	EN touchpad

Active PEN Charger


- SC 0711 change location
- SC 0719 remove pen function
- SC 0727 add pen function
- SD 0907
- 1. remove PEN_DCT#/SW2/TP6611
 - 2. PEN1 change from 020.F0111.0004 to 20.F1633.002
 - 3. remove R6602/Q6601/C6602 /R6601/C6603/EC6601/R6630/R66293
 - 4. Pen Power rail change from 3D3V_S0 to 3D3V_PEN_S5

- SD 0914
- R6606 change to F6601




Max Current = 200(mA)

PEN Charger CONN



Cable

P1	PWR
P2	GND



ULT

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Connector

Size

Document Number

Rev

A4

Leia

-1M

Date:

Thursday, December 28, 2017

Sheet

66

of

104

Blanking

<https://vinafix.com>


Vinafix.com

ULT

<div>緯創資通</div>		<div>Wistron Corporation</div>			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
<div>Sensor (Hall-Sensor)</div>					
Size	Document Number		Rev		
A4	<div>Leia</div>		<div>-1M</div>		
Date:	Thursday, December 28, 2017	Sheet 67	of 104		

Debug CONN

SC 0627 remove DBG1 conn




ULT

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Debug (LPC conn)			
Size	Document Number	Rev	
A4	Leia	-1M	
Date:	Thursday, December 28, 2017	Sheet	68 of 104

SSID = Sensor


Blanking
<https://vinafix.com>

ULT

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>E-compass/GYRO</i>			
Size	Document Number		Rev
A4	Leia		-1M
Date: Thursday, December 28, 2017		Sheet	69 of 104

G Sensor

Angle Calculation (I2C)



Blanking

<https://vinafix.com>

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Thunderbolt (1/5)

Size

Document Number

Rev

A4

Leia

-1M

Date: Thursday, December 28, 2017

Sheet 71 of 104

Blanking

<https://vinafix.com>

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Thunderbolt (2/5)			
Size A4	Document Number Leia		Rev -1M
Date: Thursday, December 28, 2017		Sheet 72 of	104

Blanking

<https://vinafix.com>

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Thunderbolt (3/5)</div>		
Size <div>A4</div>	Document Number <div>Leia</div>	Rev <div>-1M</div>
Date: Thursday, December 28, 2017		Sheet 73 of 104

Blanking

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Thunderbolt (4/5)

Size
A4

Document Number

Leia

Rev
-1M

Date: Thursday, December 28, 2017

Sheet 74 of 104

Blanking

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Thunderbolt (5/5)</div>		
Size <div>A4</div>	Document Number <div>Leia</div>	Rev <div>-1M</div>
Date: Thursday, December 28, 2017		Sheet 75 of 104

Blanking

<https://vinafix.com>

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU (1/5) PEG</div>		
Size <div>A4</div>	Document Number <div>Leia</div>	Rev <div>-1M</div>
Date: Thursday, December 28, 2017		Sheet 76 of 104

Blanking

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **GPU (2/5) DIGITAL**

Size A4	Document Number Leia	Rev -1M
------------	--------------------------------	-------------------

Date: Thursday, December 28, 2017 Sheet 77 of 104

Blanking

<Variant Name>

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>GPU (3/5) VRAM</div>		
Size <div>A4</div>	Document Number <div>Leia</div>	Rev <div>-1M</div>
Date: Thursday, December 28, 2017		Sheet 78 of 104

Blanking

<https://vinafix.com>

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU (4/5) GPIO</div>		
Size <div>A4</div>	Document Number <div>Leia</div>	Rev <div>-1M</div>
Date: Thursday, December 28, 2017		Sheet 79 of 104

Blanking

<Variant Name>

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>GPU (5/5) PWR/GND</div>		
Size <div>A4</div>	Document Number <div>Leia</div>	Rev <div>-1M</div>
Date: Thursday, December 28, 2017		Sheet 80 of 104

Blanking

<https://vinafix.com>

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VRAM1,2 (1/4)

Size
A4

Document Number

Leia

Rev
-1M

Date: Thursday, December 28, 2017

Sheet 81 of 104

Blanking

<Variant Name>

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>VRAM3,4 (2/4)</div>		
Size <div>A4</div>	Document Number <div>Leia</div>	Rev <div>-1M</div>
Date: Thursday, December 28, 2017		Sheet 82 of 104

Blanking


<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>VRAM5,6 (3/4)</div>		
Size <div>A4</div>	Document Number <div>Leia</div>	Rev <div>-1M</div>
Date: Thursday, December 28, 2017		Sheet 83 of 104

Blanking

<https://vinafix.com>

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title VRAM7,8 (4/4)		
Size A4	Document Number Leia	Rev -1M
Date: Thursday, December 28, 2017		Sheet 84 of 104

Blanking

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA_CORE

Size
A4

Document Number

Leia


Rev
-1M

Date: Thursday, December 28, 2017

Sheet 85 of 104

Blanking

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title DISCRETE VGAPOWER		
Size A4	Document Number Leia	Rev -1M
Date: Thursday, December 28, 2017		Sheet 86 of 104

Blanking

<Variant Name>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title (Reserve)

Size A4	Document Number Leia	Rev -1M
------------	--------------------------------	-------------------

1D2V_CPU_VDDQ_S3



0D6V_VREF_S0



<https://vinafix.com>

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

UNUSED PARTS (RF)

Size
A4

Document Number


Leia

Rev












-1M

Date: Thursday, December 28, 2017

Sheet 88 of 104




EMI Clip




ZZ.00PAD.D71 for thermal modify screw punch design
0428

SC 0628 remove H24 H25

layout modify footprint&P/N



0519



-1.1123
EC8901,EC8902,EC8903,EC8904,EC8905,EC8906 are ASM

<https://vinafix.com>

ULT

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		
UNUSED PARTS (ME/EMI Caps)		
Size Custom	Document Number	Rev
	Leia	-1M
Date: Thursday, December 28, 2017	Sheet 89	of 104

Blanking

<Variant Name>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>NFC</div>		
Size <div>A4</div>	Document Number <div>Leia</div>	Rev <div>-1M</div>
Date: Thursday, December 28, 2017		Sheet 90 of 104

TPM 2.0



TABLE

Pin No	Infineon SLB9670VQ2.0 FW7.61	ST ST33HTPH2E32AHB4
1	VDD	NC
2	GND	GND
3	NCI	NC
4	NCI	NC
5	NCI	NC
6	GPIO	GPIO
7	PP	PP
8	VDD	NC
9	GND	NC
10	NCI	NC
11	NCI	NC
12	NCI	NC
13	NCI	NC
14	VDD	NC
15	NCI	NC
16	GND	NC
17	RST#	SPI_RST#
18	PIRQ#	SPI_PIRQ#
19	SCLK	SPI_CLK
20	CS#	SPI_CS#
21	MOSI	MOSI
22	VDD	VPS
23	GND	NC
24	MISO	MISO
25	NCI	NC
26	NCI	NC
27	NCI	NC
28	NCI	NC
29	NC	NC
30	NC	NC
31	NCI	NC
32	GND	NC

-1 1123 update

U9101 (colay)

Vendor	Vendor PN	Wisrtion PN
Infineon	SLB9670VQ2.0 FW7.63	071.09670.0H03 (not MP) IC TPM SLB9670VQ2.0 FW7.63 VQFN 32P
ST	ST33HTPH2E32AHB4	071.33232.0G03 /SL80L81401AE IC TPM2.0 ST33HTPH2E32AHB4 VQFN 32P

SC 0713
071.33232.0G03 FW has fixed a missing message problem under Windows OS that existed in 071.33232.0E03.

ULT

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
TPM 2.0	
Title Size A3 Date: Thursday, December 28, 2017	Document Number Leia Sheet 91 of 104
Rev -1M	

Blanking

Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Express Card

Size
A4

Document Number
Leia

Rev
-1M

Vinafix.com

Blanking

<https://vinafix.com>

Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Smart Card Socket

Size
A4

Document Number

Leia

Rev

-1M

Date: Thursday, December 28, 2017

Sheet 94 of 104

Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

SW GFX eDP

Size

A4

Document Number

Leia

Rev

-1M

Date: Thursday, December 28, 2017

Sheet 95 of 104

Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Bottom Docking

Size
A4

Document Number
Leia

Date: Thursday, December 28, 2017

Rev
-1M

Sheet 96 of 104

Blanking

<https://vinafix.com>

<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


LAN

Size A4	Document Number Leia	Rev -1M
------------	-------------------------	------------

Blanking

<https://vinafix.com>

<Variant Name>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LAN SWITCH			
Size	Document Number		Rev
A4	Leia		-1M
Date: Thursday, December 28, 2017		Sheet 98 of	104

DEBUG PORT

20 XDP_TCK <<<<
20 XDP_TDI <<<<
20 XDP_TRST# <<<<
20 XDP_PRDY# <<<<
20 XDP_PTI_CLK0 <<<<

20 CFG0 <<<<
20 CFG1 <<<<
20 CFG2 <<<<
20 CFG3 <<<<
20 CFG4 <<<<
20 CFG5 <<<<
20 CFG6 <<<<
20 CFG7 <<<<

19,24,31,40,61,63,68,91 PLT_RST# >>>>

19 PM_RSMRST# >>>>

17 XDP_UART_TXD <<<<
17 XDP_UART_RXD <<<<

0220 Rename net

17,36,65 CPU_SMB_SCL <<<<
17,36,65 CPU_SMB_SDA <<<<

17,91 XDP_BOOT_HALT <<<<

20 XDP_TDO >>>>

20 XDP_TMS <<<<

20 XDP_PREQ# <<<<

19 PM_RSTBTN# >>>>


19,24 PM_PWRBTN# <<<<

19,24 KBC_PWRBTN# >>>>

8 GPIO43_DSI_TE2 <<<<

MIPI-60/XDP

CRB p159



<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Debug (XDP/HDT conn)

Size

Document Number

A4

Leia

Rev

-1

Date: Thursday, December 28, 2017

Sheet 99 of 104

Blanking

<https://vinafix.com>

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
------	--	--	--

Title

Table of Content

Size A4	Document Number Leia	Rev -1M
------------	--------------------------------	-------------------

Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Variant Name>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size

Document Number

Rev

A4


Leia

-1M


Date: Thursday, December 28, 2017

Sheet 101 of 104


Intel-Power Up Sequence




Intel-Power Down Sequence





Gemini LAKE SEQUENCE & BLOCK DIAGRAM




S5 PWR



S0 DC-DC PWR



PCH SMBus Block Diagram



KBC SMBus Block Diagram

